Abstract -An engineering model for short-channel MOS devices which includes the effect of carrier drift velocity saturation is described. Based on a piecewise carrier drift velocity model, simplified expressions for the dc drain current I,, the small-signal transconductance g,,,, and the output conductance g,, in the saturation region are derived. For a given gate voltage, the expressions depend only on the threshold voltage VT and the dimensions of the device whose desired values are normally known.
I. INTRODUCTION
UCH has been published on the various short-chan-M ne1 effects in MOS devices from the device physics point of view, but there is no analytical dc model of short-channel MOS devices whch circuit designers can use for hand calculations, such as in estimating the dc bias conditions and ac parameters. Common practice is to extend the use of the long-channel square-law model for the short-channel devices, but t h s approach gives considerable discrepancies in both the dc and ac solutions between the calculated and simulated results and can lead to incorrect conclusions in regard to circuit performance. On the other hand, elaborate models provided in circuit simulators involve a large number of model parameters whose values must be determined or derived from device measurements, often with the help of automated parameter extraction tools. It is difficult to develop an intuitive understanding of the device electrical behavior from such a list of parameters and it is not suitable for hand calculations. A simple engineering model for short-channel MOS devices that relates the terminal voltages to the drain current, much like the well-known square-law I -V relationship for the long-channel devices, is therefore needed. The purpose of this paper is to describe such a model. The model provides a simple picture for the essential electrical behaviors of the short-channel MOS device from the circuit designer's perspective. It will not only be useful for circuit design and analysis, it will also be useful to device designers who need to relate device and process parameters to circuit parameters. ' Based on a piecewise carrier drift velocity model, simple closed-form I -V relationshps between the terminal voltages and drain current ID, and the transconductance g, are derived, with V,, -V, as the independent variable. I, and g, essentially depend on only the device width, the channel length, the device threshold voltage V,, the gate oxide thckness to,, and the source/drain junction depth x,, whose desired values are normally known. While I D and g, are sufficient for most digital MOS circuit calculations, the device g,, in the saturation region is often required in analog MOS circuit calculations. Accurate modeling of g,, is difficult, even in elaborate computer models. However, based on engineering approximations, an expression for estimating g, is derived and is found to correlate fairly well with experimental data.
The dc model presented here is a modification and extension of that discussed in 111. In this paper, a different carrier mobility model [3] is incorporated and the electrical channel length Le is used when the device is biased into saturation. This leads to a more accurate prediction of the device g,. The mobility model can be used to estimate the effective mobility perf of a device under any gate bias without taking device measurements. The use of Le leads to a slightly more complicated calculation procedure but is necessary to extend the validity of the model down to 1-pm effective channel length Leff. T h s is because the drain depletion width X , takes up a significant portion of the LefP, particularly for devices with channel length ~1 pm and operated at high VDs. To make the model simple for hand calculations and yet reasonably accurate, it is necessary to introduce empirical constants to replace complicated terms in the expressions that have only second-order effects on the accuracy of the model. Devices with Leff from 3 pm down to 1 pm and with different to, and x, have been characterized and found to be in good agreement with the model.
CARRIER DRIFT VELOCITY AND perf MODELS
The main reason that the electrical characteristics of short-channel devices deviate from those of the long-channe1 devices is the dependence of the carrier drift velocity U 0018-9200/88/0800-0950$01.00 01988 IEEE electron hole on the longitudinal channel field E. For long-channel devices, U = p e f f E , where the effective carrier mobility peff is assumed to be a constant. For short-channel devices, peff is no longer a constant and is a function of the transverse field E, in the inversion layer. Increasing the transverse field will reduce the value of perf. Also, U is no longer directly proportional to E due to hgh field effects. Increasing E will reduce U . A detailed examination of the relationship between U and E is therefore in order.
Several expressions used for U have been discussed in [l] . The carrier drift velocity model depicted in (1) 
The value of perf is crucial to the accuracy of the device model. As reported in [2] and [3], perf can be estimated as follows: 
P2
Calculated values of perf versus E,,eff for both electron and hole carriers are shown in Fig. 1 . Variations of peff versus V,, -V, for typical values of to, are also shown in Fig. 2 (a) and (b) for the NMOS and PMOS devices, respectively. These curves may be used to estimate the value of P e f f needed in the dc drain Current expression to be discussed next. where ( 3 ) p l , E,, and n are empirical constants listed in Table I. is the effective transversed field at the surface and may be approximated as follows (see Appendix A):
The engineering model to be described here uses the piecewise carrier drift velocity model. It can be shown [l] that the drain currents ID in the ohmic and saturation where, semi-empirically, V, = 0.5 V for typical n + polysilicon gate devices. ( 6 ) VDS ( Table 11 . in which 1.5 is a semi-empirical constant. I,,,, can also be expressed in terms of K and V,, -V, by substituting (6) into (5), which leads to
This is a useful expression for IDS,, in which all the short-channel effects are modeled by the factor K. As will (7) be shown later, K may be regarded as a constant under certain for both the Fig. 3 (a) and (b), respectively (the peff model described in Section I1 has been used and usat = 7 X lo6 cm/s is assumed for both the NMOS and PMOS devices). Devices listed in Table I1 are fabricated with essentially the same P-well CMOS process except that the gate oxide thicknesses, implant doses, and source/drain drive-in times are different. The value of K in (7) may be calculated with the value of X , estimated from Fig. 3 or with one round of
In the above equations, Le is the device electrical channel length and X , is the depletion width into the channel from follows 
These are the ultimate relationships for very short-channel MOS devices. However, for practical devices with finite channel length and operating under a practical bias condition, K < K , < 1. As an example, the calculated variations of K and K , with V,, -V, for the NMOS devices listed in Table I1 are plotted in Fig. 5 (a) and (b) respectively. It should be pointed out that K and K , can have different values when a different value of usat is assumed, as is evident from (loa). However, other considerations, such as the accuracy of ID and gds, lead to the conclusion that length, the electrical characteristics do not follow the long-channel behavior.
To compare the accuracy of the model, calculated and measured g, are shown in Fig. 6(a) and (b) , respectively, for the devices listed in Table 11 . As shown, the agreement is better than f 6 percent over most of the gate voltage range for channel lengths from 3 pm down to 1 pm.
V. SECOND-ORDER EFFECTS IN ID
The primary effect on I, in the saturation region is due to the increase of X , with V, , . Second-order effects that affect I , are not included in the dc model depicted in (5). T h s is because the deviations are small in comparison with I , itself. However, the deviation may be significant in comparison with A I , at high V,, and constant V,, and thus will add to the value of g,,. It is therefore necessary to include these effects in the formulation of g,,. Two second-order effects will be discussed, namely the draininduced barrier lowering (DIBL) effect on V, and the substrate current (ISUB) effect on I,.
For short-channel MOS devices, V, may depend on V,,, especially at high values of VD,, due to the DIBL effect [5] (this can be observed as a horizontal shift in the subthreshold conduction characteristics in a plot of log I , versus V,, curves for different V,,) . When the DIBL effect is small, V, may be approximated by V,, is the device threshold voltage at VD,=O. As V,, increases, V, will decrease and V,,-V, will increase, causing I , to increase.
Is,, is normally much smaller than I,,,,. Typically, IsuB/ID < lo-' at low V,, -V, and high VDs, whch is the worst case. A more significant effect of IsUB on ID is the fact that IsUB tends to reduce the substrate bias, which reduces V,, and in turn increases ID. g,, can therefore increase significantly even at moderately low IS,,. Unfortunately, there is no analytical form which relates this effect of IsUB to ID as yet. In addition, lightly doped drain (LDD) structures and retrograded substrate or well doping profiles reduce the effects of hot-electron current and I, , , , making g,, dependent on the device structure. Consequently, it is difficult to estimate g,, of a short-channel MOS device accurately at large V, , . Nevertheless, an approximate expression for g,, can be derived which will be discussed next.
VI. DEVICE OUTPUT CONDUCTANCE g,,
When the effect of Is,, is omitted, it can be shown from (5) that the device conductance in saturation, denoted by g: , , can be approximated by (see Appendix C)
For a well-designed device, the first term is the dominant factor and is due to X,. The second term is due to the effect of DIBL and is expected to be proportional to g , as A I , = g,A( V,, -V,) = g, AV, at constant V, , . A large TJ will increase g:s and is obviously not desirable. As the channel length is reduced, g, is increased and it is therefore important to reduce the DIBL effect or the value of TJ in order to maintain a reasonable device voltage gain Equation (13) normally would give a good estimate of g,, biased at low VDS-VDsat. At high VDS-VDSat, the substrate current effect should be included when better accuracy is needed. However, the calculation procedures are more involved and will be discussed in Appendix C. The final result is
From device measurement data, p varies from 2.0 to 3.0 for conventional devices (without the LDD structure). It is clear from the above expression that both TJ and I,,, should be minimized to reduce g,, (or to increase rds) and to maximize voltage gain. Ignoring the effect of ZSUB, (10) and (13) predict that the maximum achievable dc gain of a 1-pm channel-length device biased well into saturation is about 29 when TJ = 0 and drops to about 18 when TJ = 0.02, a reduction of almost 40 percent. Fig. 7 shows the computed and measured g,, of a 2-pm NMOS device (device B ) versus V,, for V,, around and greater than V,,,,. The calculated data are based on TJ = 0.02 and p = 2. The agreement is withn k 25 percent. 
VII. APPLICABILITY TO LONG-CHANNEL REGIME
The closed-form expressions derived are a consequence of the simplified carrier drift velocity model depicted in (2) . There is no restriction imposed on the device channel length L , assuring that the dc model described is applicable to devices with long channel length as well. For longchannel devices which leads to Substituting the above and (2) into (5) and (6) will confirm the square-law I -V relationship. The regime for the socalled " long-channel" length can now be quantified by setting (V,, -VT)/EcLe < 0.1. For example, for longchannel NMOS devices, peff = 700 cm2/V-s, and at V,, -V , =1 V, L , should be greater than 5 pm. It is therefore not surprising to observe that the 3-pm device (discussed in Section IV) does not exhibit long-channel device behavior.
VIII. PRACTICAL EXAMPLES
To demonstrate the use of the model, the peak discharge and charging current IL of the CMOS inverter as shown in Consider the NMOS device, V,, -V, = 3.4 -0.8 = 2.6 V.
From Fig. 2(a) , peff = 510 cm2/V-s for to, = 25 nm. From Fig. 3(a) , X, = 0.25 pm, approximating it in between device B and device C at VDs = 3.4 V. From (7), K = 0.542.
Using these as initial values in (8) and (7) gives X , = 0.316 pm and K = 0.563. The peak discharging current per unit width can now be calculated from (9) (7), K 20.24. Using these as initial values in (8) and (7) gives Xd=0.13 pm and K =0.232. Using (9) again, the peak charging current I J W = 58 pA/pm. The corresponding values from BSIM [6] simulations are 141 and 58 pm/pA for the discharge and charging currents, respectively. As another example, the short-channel model described can be used to evaluate the first-order trends in the electrical characteristics of submicrometer-channel devices. As illustrations, Figs. 9 and 10 show the trends in g, versus Leff, and K, K , versus L e f f , respectively, for NMOS devices with Leff < 2 pm and for to, = 20 and 10 nm. As expected, g , increases with decreasing Leff, and K and K , approach 1 as Le approaches 0. It should be noted that g , does not double in value as Leff is reduced from 1 to 0.5 pm while keeping to, constant. 
IX. CONCLUSIONS
The above discussions demonstrated that ID and g , of short-channel devices can be estimated for a given gate voltage and a given set of V,, to,, and x, whose typical values are usually known for a given process. g,, can be estimated with the additional knowledge of 9 and p.
Often, an educated guess in the value of 9 and / 3 is sufficient. The model described is also useful for evaluating the impact of a particular short-channel technology on circuit performance before any device is available. Despite the substantial deviations from the long-channel device behavior, several simple equations are sufficient to predict the ID, g,, and g,, of conventional short-channel MOS devices to within reasonable accuracy. For conventional MOS devices, the accuracy of the model for ID and g , is typically better than f 6 percent, and that for gds, which is sensitive to the device structure and the substrate doping profile, is typically better than f 25 percent with properly selected values of 7) and p. These accuracies are certainly within the acceptable range for hand-calculation purposes.
APPENDIX A DERIVATION OF E,,eff
From [7] , Er,eff may be approximated by where Q r N v is the inversion charge and charge. But The denominator in (B6) is due to the weak interaction between X, and V,,,,. Since typically K < 1 and E J E , < 1 so that K 2 E c / E , < < 1, the value of the denominator is close to 1 to the first order of approximation. Its effect is to increase aVDSat/t3V,, and hence decrease g , at high field which is significant only for Le, G 1 pm and at high V,, -V,. For hand-calculation purposes, the following simplifications are made:
2.23~106
.oox 106
where Empirically, p = 1.2 for NMOS devices and 1.0 for PMOS devices.
APPENDIX C DERIVATION OF gds
Again, from (5) and (12) Similar to the derivation procedures in Appendix B, it can be shown that electron 
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I hole
The values of A , and B, are estimated from [9] and listed in Table 111 . It is therefore reasonable to expect that the contribution to gds is roughly proportional to IsUB/ (V,, -V,,,,) , to the first order of approximation. From device measurement data, the proportionality factor, denoted by p, may vary from 2.0 to 3.0 for conventional devices (without the LDD structure). When VDS -VDSat is large, the g,, of the conventional short-channel MOS device may be estimated by
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Thus from (Cl) and again neglecting the denominator in (C2) Substrate current IsUB may be approximated by [8] where A , and B, are related to the impact ionization coefficient of carriers a as follows:
